A LOW-POWER AND SOFT ERROR RECOVERY 12T SRAM CELL USING A RADIATION-HARDENED TECHNIQUE FOR SPACE APPLICATIONS

[1] M.HARI KRISHNA, M.Tech, (Ph.D.), B.DIVYA [2].

[1] PROFESSOR AND HOD OF ECE IN SREE VAHINI INSTITUTE OF SCIENCE & TECHNOLOGY TIRUVURU, KRISHNA DIST. 521235, AP, INDIA.

[2] PG STUDENTS FROM DEPT OF ECE IN SREE VAHINI INSTITUTE OF SCIENCE & TECHNOLOGY TIRUVURU, KRISHNA DIST. 521235, AP, INDIA.

Abstract-

Continued competition for computing functionality and capacity constraints on compact hand-holder and battery-operated systems has contributed to poor capacity memories. SRAM use differs greatly based on how often it is accessed; while it is used at higher frequency, it may be as control-hungry when dynamic RAM, and certain ICs can consume several watts at maximum bandwidth. In comparison, in applications of relatively controlled microprocessors, static RAM uses at a much slower speed draw almost no power and may provide an almost trivial power usage in idle sittings – in the area of several micro-watts. A few methods for handling SRAM-based memory architectures have also been proposed. A powerful adiabatic SRAM is established in this article. The key goal is to use adiabatic power converters, such that a good output can be obtained for SRAM. Adiabatic flipping ideas have been used to construct the planned

Architecture. Adiabatic SRAM proposed is evaluated using TANNER EDA, and the findings reveal that the adiabatic SRAM has a higher output than other existing SRAMs

Index Terms: Single-event upset (SEU), single-event multimode upsets (SEMNUs), critical charge, and radiation hardness, read stability, hold power, and write ability.

INTRODUCTION

With the development for devices with low quality, for example, far off sensors, implantable biomedical contraptions and other battery devices, quality dispersion was a fundamental program top. Static Random Access Memory (SRAM), since it remembers the fundamental segment of

Systems-for Chip (SoC) and there, encourages the force dispersion. Later on the area would become [1]. In addition, spillage is a critical danger with the application to ultra-versatile advancements. The use of power would improve with a lessening in edge voltage (Vth) and section oxide thickness as the outpouring develops exponentially [2]. So as to give a solid framework, it is so important to confine the power connected to SRAM. The bringing down of flexible voltage is a straightforward answer for expanding asset productivity, since the mind boggling and dissipative control brings down the quadratic teammate and the voltage increments consistently separately[3]. Regardless, the presence of SRAM cells is genuinely subverted by process inconstancy at lower adaptable voltages[4]. The likelihood of perusing/composing misdirection in the customary 6 T SRAM is along these lines expanded completely by the issue of saving the proportion of contraption yield in the sub-edge area[5]. Researchers likewise proposed different SRAM[6]-[13] techniques to settle read control by using a specific read pad. The tireless commotion recurrence (RSNM) is fortified by disengaging perusing/structure and yet the evil impacts of a feeble structure edge (WM) in the sub-locale region are felt. Additionally, the composition of the composite assistance procedures to make the SRAM cell composite edges [14]-[20] has been distinguished.

Deep space contains highly energetic particles, which impact the functionality of memory circuits [3]. On striking the substrate of an integrated circuit, such as semiconductor memory, an energetic particle generates electron-hole pairs. The electric field caused due to the reverse bias between the diffusion region and substrate/n-well appears to the strike-generated minority carriers as a forward field. Hence, minority carriers drift towards the drain diffusion regions, and on accumulation, a positive or negative voltage spike is generated based on the type of minority carrier. If the level of the spike is beyond the switching threshold of the logic circuit and its duration is long enough, the stored content may flip, resulting in a phenomenon called single-event upset (SEU) or soft-error [4], [5]. Furthermore, with minimum spacing between devices of an integrated circuit decreasing drastically due to aggressive technology scaling, a strike by a single ion may affect multiple nodes, which may result in a single-event multi-node upset (SEMNU) [6]. To address

the effects of SEUs on memory, triple modular redundancy (TMR) has been used. This method uses three copies of memory cells, with majority voting to select and output the correct value [7], [8]. If one copy is flipped, the other two will dominate the voting process, resulting in the same output. However, this technique incurs huge area and power penalties, making it unsuitable for most designs [8], [9]. Another way to mitigate the effects of SEUs is to employ error correction codes (ECCs). However, ECCs incur huge power, area and delay overhead due to the requirement of redundancy and extra devices for encoding and decoding circuits [10], [11]. Therefore, soft-error-aware SRAMs are preferred over ECCs because they are a less power-area- and delay-consuming solution [12]. Furthermore, it is preferred that the SRAM cell should have multi-node upset recoverability along with its SEU recovery ability [12]. Due to the positive feedback of cross-coupled inverters in the 6T SRAM cell, an SEU occurring at one storage node alters the content of the other storage node automatically. Hence, the 6T cell does not possess the characteristics that a soft-error-aware SRAM should [13]. Several soft-erroraware SRAM cells have been proposed in the literature.

LITERATURE SURVEY

10T SRAM Using Half-VDD Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage: In this paper, another 10T static sporadic access memory cell having single completed decoupled read-bit line (RBL) with a 4T read port for low power movement and spillage decline. The RBL is pre charged at an enormous segment of the cell's effortlessly voltage, and is allowed to charge and discharge according to the set aside data bit. An inverter, driven by the indispensable data center point (QB), interfaces the RBL to the virtual power rails through a transmission entryway during the read movement. RBL increases toward the VDD level for a read-1, and discharges toward the ground level for a read-0. Virtual power rails have a comparative estimation of the RBL pre charging level during the form and the hold mode, and are related with real deftly levels simply during the read action. Dynamic control of virtual rails liberally lessens the RBL spillage. The proposed 10T cell in a business 65 nm advancement is 2.47× the size of 6T with β = 2, gives 2.3× read static disturbance edge, and lessens the read power scattering significantly than that of 6T. The

estimation of RBL spillage is diminished by various critical degrees and (ION/IOFF) is colossally improved differentiated and the 6T BL spillage. The general spillage qualities of 6T and 10T are equivalent, and genuine execution is practiced.

Low Leakage Fully Half-Select-Free Robust SRAM Cells with BTI Reliability Analysis: This paper presents two particular geologies of 11T SRAM cells with totally half without select generous movement for bit-interleaving use. The proposed 11T-1 and 11T-2 cells successfully crash Read disturb and Write half-select surprise and moreover improve the Write-limit by using power-cutoff and create '0'/'1' just systems. The 11T-1 and 11T-2 cells achieve 1.83x and 1.7x higher form yield while both achieve generally 2x higher read-yield as differentiated and 6T cell (at VDD=0.9V). The proposed 11T-1 cell furthermore shows 13.6% higher mean Write-edge (WM) differentiated and existing 11T cell. Both the proposed cells viably crash coasting center condition experienced in before power cutoff cells during make half-select. Monte-Carlo reenactment insists low-voltage action with no additional periphery help circuits. We moreover present a comparative assessment of Bias Temperature Instability (BTI) resolute quality influencing the SRAM execution in a perceptive 32nm high-k metal portal CMOS development. Under static tension, the Read Static Noise Margin (RSNM) decreases for all cells.

Ultralow-voltage process-assortment receptive Schmitt-Trigger-based SRAM structure: We inspect Schmitt-Trigger (ST)- based differential-distinguishing static unpredictable access memory (SRAM) bit cells for ultralow-voltage movement. The ST-based SRAM bit cells address the chief conflicting structure need of the read versus make action out of a common 6T bit cell. The ST action gives better read-sufficiency similarly as better form limit diverged from the standard 6T bit cell. The proposed ST bit cells join a certain analysis segment, achieving process assortment flexibility - an undeniable prerequisite for future nano scaled advancement center points. A quick and dirty assessment of different piece cells under iso-zone condition shows that the ST-2 piece cell can work at lower deftly voltages. Estimation results on ten test-chips made in 130-nm CMOS advancement show that the proposed ST-2 piece cell gives 1.6× higher read static fuss edge, 2× higher create trip-point and 120-mV lower read V min appeared differently in relation to the iso-area 6T bit cell.

Assortments liberal 9T SRAM circuit with overwhelming and low spillage SLEEP mode: Design of static unpredictable access memory (SRAM) circuits is attempting a direct result of the corruption of data reliability, crippling of make limit, augmentation of spillage power use, and escalation of methodology limit assortments with CMOS advancement scaling. An unevenly ground-gated nine-transistor (9T) MTCMOS SRAM circuit is proposed in this paper for outfitting a low-spillage SLEEP mode with data upkeep capacity. The worstcase static clatter edge and create voltage edge are extended by up to 2.52x and 21.84%, independently, with the hilter kilter 9T SRAM cells when appeared differently in relation to standard six-transistor (6T) and eight-transistor (8T) SRAM cells under fail horrendously to-fail horrendously system limit assortments in a 65nm CMOS advancement. In addition, the mean estimations of static disturbance edge and form voltage edge are improved by up to 2.58x and 21.78% with the new 9T SRAM cells as differentiated and the conventional 6T and 8T SRAM cells under inside kick the pail strategy limit instabilities.

EXISTING METHOD

Proposed in [13], is capable of recovering from a ‘1’→‘0’ SEU. However, it is unable to recover from an SEU induced at the ‘0’-storing storage node. Moreover, it shows a higher write failure probability. To improve its write operation, the authors in [14] presented its modified version, QUATRO12T. However, QUATRO12T also shows only partial immunity to SEUs. Two further soft-error-aware SRAM cells, QUCCE10T and QUCCE12T, were proposed in [11]. However, QUCCE10T exhibits poor write performance. Moreover, it cannot recover from a ‘0’→‘1’ SEU induced at its ‘0’-storing storage node, while QUCCE12T cannot recover from a ‘0’→‘1’ SEU induced at both its ‘0’-storing storage and internal nodes. Furthermore, QUCCE12T, along with the previously mentioned QUATRO12T, consumes high hold power. In short, all the above-mentioned cells are only partially immune to SEUs and are unable to recover at all from SEMNUs. To achieve recovery from SEMNUs, the authors in [15] proposed RHD12T, which can recover from SEMNUs occurring at its internal node-pair. However, it cannot recover from SEUs induced at its ‘0’-storing storage node. The enhanced version of RHD12T, called RSP14T [6], can tolerate a higher charge at the ‘0’-storing

storage node. However, it still cannot recover the data if a '0'→'1' SEU of sufficient strength affects the node. Both types of SEUs, i.e., '1'→'0' and '0'→'1', induced at all the sensitive nodes and SEMNUs induced at one nodepair can be recovered by RHM12T [12] and RHPD12T [16]. However, in RHM12T, scaling down of the supply voltage (VDD) is limited due to the excessive stacking present in the core inverters, while RHPD12T consumes a larger area and higher power due to the use of large-size transistors. Furthermore, it is to be noted that in all the above-mentioned cells the '0'-storing storage and/or internal node(s) are directly accessed by the bitline during read operation and the node(s) cannot recover from upset. Therefore, all the above-mentioned cells show poor read stability. To address the above-mentioned issues, we propose the Soft-Error-Aware Read-Stability-Enhanced Low-Power 12T (SARP12T) SRAM cell (Fig. 1) in this paper. SARP12T has the following salient features: 1) SARP12T is immune to SEUs of both polarities induced at any sensitive node. 2) The proposed cell can recover from SEMNUs that occur at its storage node-pair. 3) SARP12T consumes the lowest hold power among all the considered cells. 4) SARP12T shows enhanced read stability as the '0'-storing storage node, which is directly accessed by the bitline during read operation, can recover from any upset. 5) The proposed cell shows higher write ability and shorter write delay than most of the comparison cells.



Fig. 1. Schematic of the proposed SARP12T SRAM cell.

The schematic of SARP12T and its equivalent layout are shown in Fig. 1 and Fig. 2, respectively. SARP12T has two wordlines, WL and WWL, two storage nodes, Q and QB, and two internal nodes, S1 and S0. WL controls the access transistors N7 and N8, which connect the storage nodes Q and QB with their corresponding bitlines BL and BLB. The internal nodes S1 and S0 are connected to their corresponding bitlines BL and BLB through their corresponding access transistors N9 and N10, which are controlled by WWL. Let us contemplate SARP12T and all the comparison cells storing '1', i.e., Q = '1' and QB = '0'. Thus, S1 and S0 are storing '1' and '0', respectively.

All the basic operations of the proposed SARP12T are mentioned in this sub-section. 1) Hold Operation: During hold mode, both pairs of access transistors are kept OFF by pulling down both WL and WWL to GND. In order to shorten the read delay, bitlines are kept precharged to VDD during hold mode. Therefore, while the cell is in the hold state, transistors P1, N2, N3 and N6 remain ON, while the rest of the transistors remain OFF for the considered case. Thus, SARP12T maintains its initial stored data (Fig. 3). 2) Write Operation: During write operation, both the wordlines (WL and WWL) are activated. Therefore, both pairs of access transistors (N7/N8 and N9/N10) are turned ON. For altering the stored data (i.e., writing '0' at Q), BL is connected to GND, whereas BLB is clamped at VDD. As BL is connected to GND, nodes Q and S1 are pulled down by BL through N7 and N9, respectively. Subsequently, node Q turns ON P2 and turns OFF N6, whereas node S1 turns OFF N2 and N3. In the meantime, nodes QB and S0 are pulled up by BLB through N8 and N10, respectively. Consequently, node QB turns OFF P1 and turns ON N5. Similarly, node S0 turns ON N1 and N4. The cross-coupling between P1 and P2 amplifies the potential difference between Q and QB. Similarly, the cross-coupling between N3 and N4 enhances the potential difference between S1 and S0. Therefore, the write operation is performed successfully (Fig. 3). 3) Read Operation: During read operation, WL is connected to VDD, whereas WWL is kept deactivated. Therefore, access transistors N7 and N8 are turned ON, while the other access transistors (N9 and N10) remain OFF. For read operation, bitlines are precharged to VDD. Therefore, BLB discharges through N8, N2 and N3. On the other hand, as N1 and N4 are OFF, BL stays at VDD (Fig. 3). Once the voltage difference between BL and BLB reaches 50 mV, a sense amplifier (not shown) can sense the stored data, which completes the read operation.

PROPOSED METHOD

DESIGN OF THE ADIABATIC SRAM

The Dynamic Voltage Scaling Technique (DVS) is utilized in the adiabatic SRAM engineering to diminish the spillage current and static quality of adiabatic SRAM cells and furthermore keeps up capacity information when out of gear mode. The current of spillage diminishes because of the short channel results, when the working voltage scales profound submicron forms.

Two N4 and N5 pass transistors furnish the adiabatic SRAM cell with explicit ground flexibly pressures for standard and inactive modes. The fundamental rule is the utilization of the adiabatic SRAM. On the off chance that the adiabatic SRAM cell is now out of gear stages the transistor N4 gets a positive voltage and keeping in mind that the cell is in dynamic mode another N5 transistor is provided with a mimicked premise. The memory cell working voltages vary to separate among dynamic and inert states, along these lines generously developing the spillage limit. Two pass transistors flexibly explicit ground voltages to the memory cell in typical and rest modes, is the fundamental idea of adiabatic SRAM. Such exchange transistors have a positive ground flexibly voltage while the cell is crippled and when normal action happens, interface the cross-associated inverters to the ground gracefully as regular 6 T cells. The operational voltages in an arrangement in memory cells are unmistakable, and the spillage limit is enormously diminished while shifting back and forth among dynamic and reserve modes. To request to alleviate more the bit line spillage, the control transistors (M5, M6) are high-Vt. One of the passing entryways used to direct the NMOS transistor source voltages on the coupling inverter is additionally a high-V, a control instrument to screen the spillage current from positive control voltage v to ground through such two pass transistors. In the event that the cell isn't in activity no hubs are left skimming and this ensures consistency without more difficulty or equipment for the capacity information. Seeing that the proficiency of the field flexibly lines is marginally not as much as that of the wells, exchanging time and assets correlation with different lines have been expanded. Indeed, the inborn issues with the body bending are totally stayed away from in light of the fact that the source voltage, in contrast with the sub-voltage is utilized to direct the V, of the NMOS transistors during rest stage. The adiabatic SRAM cell will each the present of door spillage. The idea driving the adiabatic SRAM is to give different base rates in dynamic and quiet methods of the memory cell. The positive strain of the entryway and under-edge flows of adiabatic SRAM cells is brought down out of gear mode than earth.



Fig:2. Adiabatic based 12T SRAM

A low-power RAM unit that contains a bit of preload circuit that chooses just the bit lines to be read so as to reduce preload and overall RAM power usage. The recommended pre-charge RAM circuit uses a precharge amplifier as the primary precharge bit to link the chosen bit line and precharge it by a MUX board. The recommended RAM Preload often requires secondary bit line Preload Devices per bit line to facilitate difficult loading to avoid risky RAM data corruption. As RAM leakage happens after a number of clock cycles, small transistors with a size of only 1/20 the regular precharge unit for precharge power specifications are composed of secondary precharge devices.

The RAM system contains the carefully regulated pre-load trigger, column-select signals, word-line signals, the selected bit line is randomly pre-loaded and the risky power consumption DC current direction is omitted so as to further decrease power usage.

SIMULATION RESULTS

Fig: 3. Existing method design.



Fig: 4. Simulation results for existing system.

```
Power Results

VVoltageSource_4 from time 0 to 100
Average power consumed -> 1.037243e-012 watts
Max power 2.122004e-003 at time 8.05e-008
Min power 4.756583e-004 at time 8.075e-008
```

Fig: 5. Power results for existing system.



Fig: 6. proposed method design using adiabatic system.



Fig: 7.simulation results for proposed system.



```
Power Results

VVoltageSource_2 from time 0 to 100
Average power consumed -> 1.656178e-015 watts
Max power 1.707007e-004 at time 7.09356e-008
Min power 0.000000e+000 at time 0
```

Fig: 8. Power result for proposed system.

CONCLUSION

For VLSI programmers, energy use has become a very significant problem. a soft-error-aware read-stability-enhanced low power SRAM cell is proposed for aerospace applications. SARP12T can regain its original data at all the sensitive nodes, even if the node values are flipped by a radiation strike. Furthermore, SARP12T can recover from the effect of multi-node upset due to a single ion strike at the storage node-pair. In addition to these advantages, the proposed cell also exhibits the highest RSNM and consumes the lowest hold power, while also showing better write performance compared to most of the comparison cells. Moreover, SARP12T proves its superiority over other contemporary cells by exhibiting the highest EQM. Therefore, the proposed SARP12T can be considered a better choice for aerospace applications. y. The proposed cell can not only tolerate upset at its any sensitive node regardless of upset polarity and strength, but also recover from multiple-node upset induced by charge sharing on the fixed nodes independent of the stored value. Moreover, the proposed cell has comparable or lower overheads in terms of static power, area and access time compared with previous radiation hardened memory cells.

REFERENCES

[1] N. Maroof and B. S. Kong, "10T SRAM Using Half-VDD Precharge and RowWise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems,

vol. 25, no. 4, pp. 1193-1203, April 2017, DOI: 10.1109/TVLSI.2016.2637918.

[2] C. C. Wang, D. S. Wang, C. H. Liao and S. Y. Chen, "A Leakage Compensation Design for Low Supply Voltage SRAM," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 5, pp. 1761-1769, May 2016, DOI: 10.1109/TVLSI.2015.2484386.

[3] J. P. Kulkarni and K. Roy, ―Ultralow-voltage process-variation-tolerant Schmitt-trigger-based SRAM design,‖ IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 2, pp. 319–332, Feb. 2012, DOI: 10.1109/TVLSI.2010.2100834.

[4] Mr.Nurdiani Zamhari, Mr. Peter Voon, Miss/Mrs.KuryatiKipli, Mr.Kho Lee Chin, Mr.MaimunHujaHusin, "Comparison of Parallel Prefix Adder (PPA)",proceedings of the World Congress on Engineering 2012 Vol IIWCE 2012, July 4 - 6, 2012, London, U.K.

[5] Anas Zainal Abidin, Syed Abdul Mutalid Al Junid, KhairulKhaiziMohd Sharif,"A survey on 4 bit Brent kung PPA simulation study usingsilvaco EDA Tools".

[6] Avinash shrivastava,Chandrahas Sahu, "Performance Analysis of PPA based on FPGA, International Journal of engineering trends and technology (IJETT)-volume 21,number 6-march 2015.

[7] B. H. Calhoun and A. P. Chandrakasan, "A 256-kb 65-nm subthreshold SRAM design for ultra-low-voltage operation", IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 680-688, Mar. 2007, DOI: 10.1109/JSSC.2006.891726.

[8] S. Lin, Y.-B. Kim, F. Lombardi, "A low leakage 9t SRAM cell for ultra-low power operation", Proc. 18th ACM Great Lakes Symp. VLSI, pp. 123-126, 2008, DOI: 10.1145/1366110.1366141.

[9] Z. Liu and V. Kursun, "High read stability and low leakage cache memory cell," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, no. 4, pp. 488–492, 2008, DOI: 10.1109/ISCAS.2007.378628.

[10] I. J. Chang, J.-J. Kim, S. Park, and K. Roy, "A 32 kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS," IEEE Journal of Solid State Circuits, Vol. 44, No. 2, pp. 650–658, 2009, DOI: 10.1109/JSSC.2008.2011972.

[11] M.H. Tu, J.Y. Lin, M.C. Tsai, Shyh-JyeJou and Ching-Te Chuang "Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist" IEEE Trans. on circuits

and systems-I: Regular Papers, vol. 57, no. 12, Dec. 2010, DOI: 10.1109/TCSI.2010.2071690.

BIBLIOGRAPHY

M.HARI KRISHNA, M.Tech, (Ph.D.), Working as a Professor and Hod of ECE in Sree Vahini Institute of Science & Technology Tiruvuru, Krishna Dist. 521235, AP, India.

B.DIVYA, studying M.Tech in VLSI & ES in Sree Vahini Institute of Science & Technology Tiruvuru, Krishna Dist. 521235, AP, and India.